# Computer Organization and Structure

Bing-Yu Chen National Taiwan University

# Large and Fast: Exploiting Memory Hierarchy

- □ The Basic of Caches
- Measuring & Improving Cache Performance
- Virtual Memory
- A Common Framework for Memory Hierarchies

# Memory Technology

- □ Static RAM (SRAM) 0.5ns – 2.5ns, \$2000 – \$5000 per GB Dynamic RAM (DRAM) 50ns – 70ns, \$20 – \$75 per GB Magnetic disk 5ms – 20ms, \$0.20 – \$2 per GB Ideal memory Access time of SRAM
  - Capacity and cost/GB of disk

# Principle of Locality

- Programs access a small proportion of their address space at any time
- Temporal locality
  - Items accessed recently are likely to be accessed again soon
    - e.g., instructions in a loop, induction variables
- Spatial locality
  - Items near those accessed recently are likely to be accessed soon
    - e.g., sequential instruction access, array data

# Taking Advantage of Locality

- Memory hierarchy
- Store everything on disk
- Copy recently accessed (and nearby) items from disk to smaller DRAM memory
  - Main memory
- Copy more recently accessed (and nearby) items from DRAM to smaller SRAM memory
  - Cache memory attached to CPU

#### Memory Hierarchy Levels



#### Cache Memory

- Cache memory
  - The level of the memory hierarchy closest to the CPU
- $\Box$  Given accesses X<sub>1</sub>, ..., X<sub>n-1</sub>, X<sub>n</sub>



- How do we know if the data is present?
- Where do we look?



#### Tags and Valid Bits

- How do we know which particular block is stored in a cache location?
  - Store block address as well as the data
  - Actually, only need the high-order bits
  - Called the tag
- What if there is no data in a location?
  - Valid bit: 1 = present, 0 = not present
    Initially 0

# Accessing a Cache (initial)

index	V	tag	data
000	Ν		
001	Ν		
010	Ν		
011	Ν		
100	Ν		
101	N		
110	Ν		
111	N		

8-blocks, 1 word/block, direct mapped

# Accessing a Cache (22 miss)

index	V	tag	data
000	Ν		
001	Ν		
010	Ν		
011	Ν		
100	Ν		
101	Ν		
110	Y	10 <sub>two</sub>	Memory(10110 <sub>two</sub> )
111	Ν		

## Accessing a Cache (26 miss)

index	V	tag	data
000	Ν		
001	Ν		
010	Y	$11_{two}$	Memory(11010 <sub>two</sub> )
011	Ν		
100	Ν		
101	Ν		
110	Y	$10_{two}$	Memory(10110 <sub>two</sub> )
111	Ν		

# Accessing a Cache (22 hit)

index	V	tag	data
000	Ν		
001	Ν		
010	Y	$11_{two}$	Memory(11010 <sub>two</sub> )
011	Ν		
100	Ν		
101	Ν		
110	Y	10 <sub>two</sub>	Memory(10110 <sub>two</sub> )
111	Ν		

# Accessing a Cache (26 hit)

index	V	tag	data
000	Ν		
001	Ν		
010	Y	$11_{two}$	Memory(11010 <sub>two</sub> )
011	Ν		
100	Ν		
101	Ν		
110	Y	$10_{two}$	Memory(10110 <sub>two</sub> )
111	Ν		

## Accessing a Cache (16 miss)

index	V	tag	data
000	Y	$10_{two}$	Memory(10000 <sub>two</sub> )
001	Ν		
010	Y	$11_{two}$	Memory(11010 <sub>two</sub> )
011	Ν		
100	Ν		
101	Ν		
110	Y	$10_{two}$	Memory(10110 <sub>two</sub> )
111	Ν		

# Accessing a Cache (3 miss)

index	V	tag	data
000	Y	$10_{two}$	Memory(10000 <sub>two</sub> )
001	Ν		
010	Y	$11_{two}$	Memory(11010 <sub>two</sub> )
011	Y	00 <sub>two</sub>	Memory(00011 <sub>two</sub> )
100	Ν		
101	Ν		
110	Y	$10_{two}$	Memory(10110 <sub>two</sub> )
111	Ν		

# Accessing a Cache (16 hit)

index	V	tag	data
000	Y	$10_{two}$	Memory(10000 <sub>two</sub> )
001	Ν		
010	Y	$11_{two}$	Memory(11010 <sub>two</sub> )
011	Y	00 <sub>two</sub>	Memory(00011 <sub>two</sub> )
100	Ν		
101	Ν		
110	Y	$10_{two}$	Memory(10110 <sub>two</sub> )
111	Ν		

# Accessing a Cache (18 miss)

index	V	tag	data
000	Y	$10_{two}$	Memory(10000 <sub>two</sub> )
001	Ν		
010	Y	$10_{two}$	Memory(10010 <sub>two</sub> )
011	Y	00 <sub>two</sub>	Memory(00011 <sub>two</sub> )
100	Ν		
101	Ν		
110	Y	$10_{two}$	Memory(10110 <sub>two</sub> )
111	Ν		

#### **Direct Mapped Cache**



#### **Spatial Locality**



#### Bits in a Cache

- Assuming the 32-bit byte address, a directmapped cache of size 2<sup>n</sup> blocks with 2<sup>m</sup>-word (2<sup>m+2</sup>-byte) blocks will require a tag field whose size is 32-(n+m+2) bits
  - n bits are used for the index
  - m bits are used for the word within the block
  - 2 bits are used for the byte part of the address
- The total number of bits in a direct-mapped cache is
  - 2<sup>n</sup>x(block size + tag size + valid field size)
  - $= 2^{n} x (2^{m} x 32 + (32 n m 2) + 1)$

#### Bits in a Cache

- How many total bits are required for a direct-mapped cache with 16KB of data and 4-word blocks, assuming a 32-bit address?
- We know that 16KB is 4K words, which is 2<sup>12</sup> words, and, with a block size of 4 words, 2<sup>10</sup> blocks. Each block has 4x32 bits of data plus a tag, which is 32-10-2-2 bits, plus a valid bit. Thus the total cache size is

2<sup>10</sup>x(128+(32-10-2-2)+1)= 2<sup>10</sup>x147=147Kbits=18.4KB

#### Example: Larger Block Size

#### □ 64 blocks, 16 bytes/block

- To what block number does address 1200 map?
- $\square$  Block address =  $\lfloor 1200/16 \rfloor = 75$
- $\Box$  Block number = 75 modulo 64 = 11

31	10 9	4	3	0
Тад	Inde	X	Offs	et
22 bits	6 bits	S	4 bit	S

## Block Size Considerations

- Larger blocks should reduce miss rate
  - Due to spatial locality
- But in a fixed-sized cache
  - Larger blocks  $\Rightarrow$  fewer of them
    - $\square$  More competition  $\Rightarrow$  increased miss rate
  - Larger blocks ⇒ pollution
- □ Larger miss penalty
  - Can override benefit of reduced miss rate
  - Early restart and critical-word-first can help

#### Increasing Memory Bandwidth

Make reading multiple words easier by using banks of memory



# Increasing Memory Bandwidth

- Assume a set of hypothetical memory access times:
  - 1 bus cycle for address transfer
  - 15 bus cycles per DRAM access
  - 1 bus cycle per data transfer
- □ For 4-word block, 1-word-wide DRAM
  - Miss penalty = 1 + 4×15 + 4×1 = 65 bus cycles
  - Bandwidth = 16 bytes / 65 cycles = 0.25 B/cycle

# Increasing Memory Bandwidth

#### 4-word wide memory

- Miss penalty = 1 + 15 + 1 = 17 bus cycles
- Bandwidth = 16 bytes / 17 cycles = 0.94 B/cycle
- 4-bank interleaved memory
  - Miss penalty = 1 + 15 + 4×1 = 20 bus cycles
  - Bandwidth = 16 bytes / 20 cycles = 0.8 B/cycle

#### Hits vs. Misses

- Read hits
  - this is what we want!
- Read misses
  - stall the CPU, fetch block from memory, deliver to cache, restart
- Write hits:
  - can replace data in cache and memory (writethrough)
  - write the data only into the cache (write-back the cache later)
- □ Write misses:
  - read the entire block into the cache, then write the word

### Cache Misses

On cache hit, CPU proceeds normally

#### On cache miss

- Stall the CPU pipeline
- Fetch block from next level of hierarchy
- Instruction cache miss
  - Restart instruction fetch
- Data cache miss
  - Complete data access

## Write-Through

- On data-write hit, could just update the block in cache
  - But then cache and memory would be inconsistent
- Write through: also update memory
- But makes writes take longer
  - e.g., if base CPI = 1, 10% of instructions are stores, write to memory takes 100 cycles
    - **Effective CPI = 1 + 0.1 \times 100 = 11**
- Solution: write buffer
  - Holds data waiting to be written to memory
  - CPU continues immediately
    - Only stalls on write if write buffer is already full

#### Write-Back

- Alternative: On data-write hit, just update the block in cache
  - Keep track of whether each block is dirty
- When a dirty block is replaced
  - Write it back to memory
  - Can use a write buffer to allow replacing block to be read first

#### **DRAM** Generations



# Measuring Cache Performance

#### Components of CPU time

- Program execution cycles
  - Includes cache hit time
- Memory stall cycles
  - Mainly from cache misses
- □ With simplifying assumptions:

Memory stallcycles

 $= \frac{\text{Memory} \text{ accesses}}{\text{Program}} \times \text{Miss} \text{ rate} \times \text{Miss} \text{ penalty}$ 

 $= \frac{\text{Instructions}}{\text{Program}} \times \frac{\text{Misses}}{\text{Instruction}} \times \text{Misspenalty}$ 

# Calculating Cache Performance

#### 🗆 assume

- instruction cache<sup>+</sup> miss rate = 2%
- data cache<sup>‡</sup> miss rate = 4%
- miss penalty = 100 cycles for all misses
- base CPI (ideal cache) = 2
- frequency of all loads & stores = 36%

#### how much faster a machine would run with a perfect cache that never missed?

# Calculating Cache Performance

#### $\Box$ If Instruction count = I

- instruction miss cycles = I x 2% x 100
- data miss cycles = I x  $36\% \times 4\% \times 100$
- $\Rightarrow$  memory-stall cycles = 2I+1.44 I = 3.44I
- $\Rightarrow$  CPI with memory-stall = 2+3.44 = 5.44
- **SO** <u>CPU time with stalls</u> <u>CPU time with perfect cache</u>  $= \frac{I \times CPI_{stall} \times Clock cycle}{I \times CPI_{perfect} \times Clock cycle}$  $= \frac{CPI_{stall}}{CPI_{perfect}} = \frac{5.44}{2} = 2.72$

#### Cache Performance with Increased Clock Rate

- □ how about doubling the clock rate?
  - assume the time to handle the cache miss does not change
  - ⇒ miss penalty = 200
  - total miss cycles per instruction = (2% x 200) + 36% x (4% x 200) = 6.88
  - $\Rightarrow$  CPI with memory-stall = 2+6.88 = 8.88
- So Performance with fast clock Performance with slow clock =  $\frac{I \times CPI_{slow} \times Clock \ cycle}{I \times CPI_{fast} \times \frac{Clock \ cycle}{2}}$

$$=\frac{5.44}{8.88 \times \frac{1}{2}}=1.23$$
### Average Access Time

- Hit time is also important for performance
- Average memory access time (AMAT)
  - AMAT = Hit time + Miss rate × Miss penalty

#### Example

- CPU with 1ns clock, hit time = 1 cycle, miss penalty = 20 cycles, I-cache miss rate = 5%
- AMAT =  $1 + 0.05 \times 20 = 2$ ns

□ 2 cycles per instruction

### Performance Summary

- When CPU performance increased
  - Miss penalty becomes more significant
- Decreasing base CPI
  - Greater proportion of time spent on memory stalls
- Increasing clock rate
  - Memory stalls account for more CPU cycles
- Can't neglect cache behavior when evaluating system performance

# Associative Caches

### Fully associative

- Allow a given block to go in any cache entry
- Requires all entries to be searched at once
- Comparator per entry (expensive)
- □ *n*-way set associative
  - Each set contains n entries
  - Block number determines which set
    - □ (Block number) modulo (#Sets in cache)
  - Search all entries in a given set at once
  - *n* comparators (less expensive)

### Direct-Mapped, Set-Associative, and Fully Associative Placements



### Spectrum of Associativity

# One-way set associative Two-w (direct mapped)



#### Two-way set associative

#### Set Tag Data Tag Data



#### Four-way set associative

Set Tag Data Tag Data Tag Data Tag Data

0				
1				

#### **Eight-way set associative (full associative)**

Tag Data Tag Data Tag Data Tag Data Tag Data Tag Data Tag Data

For a cache with 8 entries

### Associativity in Caches

There are 3 small caches, each consisting of 4 1word blocks with fully associative / 2-way set associative / direct mapped. Find the number of misses for the sequence of block addresses:

0,8,0,6,8

block address	direct-mapped cache block	2-way set associative cache set		
0	(0 mod 4)=0	(0 mod 2)=0		
6	(6 mod 4)=2	(6 mod 2)=0		
8	(8 mod 4)=0	(8 mod 2)=0		

Assuming we use the "Least Recently Used" replacement strategy 47

## **Direct-Mapped Case**

add.	hit / miss	contents of cache blocks after ref.				
		0	1	2	3	
0	miss	Mem[0]				
8	miss	Mem[8]				
0	miss	Mem[0]				
6	miss	Mem[0]		Mem[6]		
8	miss	Mem[8]		Mem[6]		

### **Two-Way Set-Associative Case**

add.	hit / miss	contents of cache blocks after ref.				
		set 0	set 0	set 1	set 1	
0	miss	Mem[0]				
8	miss	Mem[0]	Mem[8]			
0	hit	Mem[0]	Mem[8]			
6	miss	Mem[0]	Mem[6]			
8	miss	Mem[8]	Mem[6]			

### Fully Associative Case

add.	hit / miss	contents of cache blocks after ref.				
		block 0	block 1	block 2	block 3	
0	miss	Mem[0]				
8	miss	Mem[0]	Mem[8]			
0	hit	Mem[0]	Mem[8]			
6	miss	Mem[0]	Mem[8]	Mem[6]		
8	hit	Mem[0]	Mem[8]	Mem[6]		

### How Much Associativity

- Increased associativity decreases miss rate
  - But with diminishing returns
- Simulation of a system with 64KB D-cache, 16-word blocks, SPEC2000
  - 1-way: 10.3%
  - 2-way: 8.6%
  - 4-way: 8.3%
  - 8-way: 8.1%

# Replacement Policy

- Direct mapped: no choice
- Set associative
  - Prefer non-valid entry, if there is one
  - Otherwise, choose among entries in the set
- □ Least-recently used (LRU)
  - Choose the one unused for the longest time
    Simple for 2-way, manageable for 4-way, too hard beyond that
- □ Random
  - Gives approximately the same performance as LRU for high associativity

### Implementation of a 4-Way Set-Associative Cache



### Size of Tags vs. Set Associativity

- Increasing associativity requires more comparators, as well as more tag bits per cache block.
- Assuming a cache of 4K blocks, a 4-word block size, and a 32-bit address, find the total number of sets and the total number of tag bits for caches that are direct mapped, 2-way and 4-way set associative, and fully associative.

### Size of Tags vs. Set Associativity

#### □ direct mapped

- 4K sets need log<sub>2</sub>(4K)=12 bits for index
- (28-12) x 1 x 4K = 64K tag bits
- 2-way set associative
  - 2K sets
  - (28-11) x 2 x 2K = 68K tag bits
- 4-way set associative
  - 1K sets
  - (28-10) x 4 x 1K = 72K tag bits
- fully associative
  - 1 set with 4K blocks
  - 28 x 4K x 1 = 112K tag bits

### Multilevel Caches

- Primary cache attached to CPU
  - Small, but fast
- Level-2 cache services misses from primary cache
  - Larger, slower, but still faster than main memory
- Main memory services L-2 cache misses
- Some high-end systems include L-3 cache

# Multilevel Cache Example

### Given

- CPU base CPI = 1, clock rate = 4GHz
- Miss rate/instruction = 2%
- Main memory access time = 100ns
- With just primary cache
  - Miss penalty = 100ns/0.25ns = 400 cycles
  - Effective CPI = 1 + 0.02 × 400 = 9



# Multilevel Cache Considerations

- Primary cache
  - Focus on minimal hit time
- L-2 cache
  - Focus on low miss rate to avoid main memory access
  - Hit time has less overall impact
- Results
  - L-1 cache usually smaller than a single cache
  - L-1 block size smaller than L-2 block size

### Interactions with Software

- Misses depend on memory access patterns
  - Algorithm behavior
  - Compiler optimization for memory access







### Virtual Memory

- Use main memory as a "cache" for secondary (disk) storage
  - Managed jointly by CPU hardware and the operating system (OS)
- Programs share main memory
  - Each gets a private virtual address space holding its frequently used code and data
  - Protected from other programs
- CPU and OS translate virtual addresses to physical addresses
  - VM "block" is called a page
    - VM translation "miss" is called a page fault

## Virtual Memory



### Mapping from a Virtual to a Physical Address





**Physical address** 

# Page Fault Penalty

- On page fault, the page<sup>+</sup> must be fetched from disk
  - Takes millions of clock cycles
  - Handled by OS code
- □ Try to minimize page fault rate
  - Fully associative placement
  - Smart replacement algorithms

### Page Tables

### Stores placement information

- Array of page table entries, indexed by virtual page number
- Page table register in CPU points to page table in physical memory
- If page is present in memory
  - PTE stores the physical page number
  - Plus other status bits (referenced, dirty, ...)
- If page is not present

PTE can refer to location in swap space on disk



### Mapping Pages to Storage



### **Replacement and Writes**

- To reduce page fault rate, prefer leastrecently used (LRU) replacement
  - Reference bit (aka use bit) in PTE set to 1 on access to page
  - Periodically cleared to 0 by OS
  - A page with reference bit = 0 has not been used recently
- Disk writes take millions of cycles
  - Block at once, not individual locations
  - Write through is impractical
  - Use write-back
  - Dirty bit in PTE set when page is written

### Fast Translation Using a TLB

- Address translation would appear to require extra memory references
  - One to access the PTE
  - Then the actual memory access
- But access to page tables has good locality
  - So use a fast cache of PTEs within the CPU
  - Called a Translation Look-aside Buffer (TLB)
  - Typical: 16–512 PTEs, 0.5–1 cycle for hit, 10– 100 cycles for miss, 0.01%–1% miss rate
  - Misses could be handled by hardware or software

### Fast Translation Using a TLB



### TLB Misses

### □ If page is in memory

- Load the PTE from memory and retry
- Could be handled in hardware
  - Can get complex for more complicated page table structures
- Or in software

□ Raise a special exception, with optimized handler

- □ If page is not in memory (page fault)
  - OS handles fetching the page and updating the page table

Then restart the faulting instruction

# **TLB Miss Handler**

- TLB miss indicates
  - Page present, but PTE not in TLB
    - Page not preset
- Must recognize TLB miss before destination register overwritten
  - Raise exception
- Handler copies PTE from memory to TLB
  - Then restarts instruction
  - If page not present, page fault will occur

### Page Fault Handler

- Use faulting virtual address to find PTE
- Locate page on disk
- Choose page to replace
  - If dirty, write to disk first
- Read page into memory and update page table
- Make process runnable again
  - Restart from faulting instruction

### **TLB** and Cache Interaction





# Possible Combinations of Events in TLB / Page Table / Cache

TLB	Page table	Cache	possible?		
hit	hit	miss	possible, although the page table is never really checked if TLB hits		
miss	hit	hit	TLB misses, but entry found in page table; after retry, data is found in cache		
miss	hit	miss	TLB misses, but entry found in page table; after retry, data misses in cache		
miss	miss	miss	TLB misses and is followed by a page fault; after retry, data must miss in cache		
hit	miss	miss	impossible: cannot have a translation in TLB if page is not present in memory		
hit	miss	hit	impossible: cannot have a translation in TLB if page is not present in memory		
miss	miss	hit	impossible: data cannot be allowed in cache if the page is not in memory		

## The Memory Hierarchy

- Common principles apply at all levels of the memory hierarchy
  - Based on notions of caching
- □ At each level in the hierarchy
  - Block placement
  - Finding a block
  - Replacement on a miss
  - Write policy
## Where can a Block be Placed?

scheme name	number of sets	blocks per set
direct mapped	number of blocks in cache	1
set associative	number of blocks in cache	associativity
	associativity	
fully associative	1	number of blocks in cache

Higher associativity reduces miss rate
Increases complexity, cost, and access time

## How is a Block Found?

associativity	location method	comparisons required
direct mapped	index	1
set associative	index the set, search among elements	degree of associativity
fully	search all cache entries	size of the cache
associative	separate lookup table	0

- □ Hardware caches
  - Reduce comparisons to reduce cost
- □ Virtual memory
  - Full table lookup makes full associativity feasible
  - Benefit in reduced miss rate

Which Block should be Replaced on a Cache Miss?

Choice of entry to replace on a miss

Least recently used (LRU)

Complex and costly hardware for high associativity

Random

□ Close to LRU, easier to implement

Virtual memory

LRU approximation with hardware support

### What Happens on a Write?

#### Write-through

- Update both upper and lower levels
- Simplifies replacement, but may require write buffer
- Write-back
  - Update upper level only
  - Update lower level when block is replaced
  - Need to keep more state
- □ Virtual memory
  - Only write-back is feasible, given disk write latency

### Sources of Misses

- Compulsory misses (aka cold start misses)
  - First access to a block
- Capacity misses
  - Due to finite cache size
  - A replaced block is later accessed again
- Conflict misses (aka collision misses)
  - In a non-fully associative cache
  - Due to competition for entries in a set
  - Would not occur in a fully associative cache of the same total size

# Cache Design Trade-offs

Design change	Effect on miss rate	Negative performance effect
Increase cache size	Decrease capacity misses	May increase access time
Increase associativity	Decrease conflict misses	May increase access time
Increase block size	Decrease compulsory misses	Increases miss penalty. For very large block size, may increase miss rate due to pollution.